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bstract
This paper presents a proposed design for analyzing electrocardiography (ECG) signals. This methodology employs highpass
east-square linear phase Finite Impulse Response (FIR) filtering technique to filter out the baseline wander noise embedded in the
nput ECG signal to the system. Discrete Wavelet Transform (DWT) was utilized as a feature extraction methodology to extract
he reduced feature set from the input ECG signal. The design uses back propagation neural network classifier to classify the input
CG signal. The system is implemented on Xilinx 3AN-XC3S700AN Field Programming Gate Array (FPGA) board. A system
imulation has been done. The design is compared with some other designs achieving total accuracy of 97.8%, and achieving
eduction in utilizing resources on FPGA implementation.
 2016 Electronics Research Institute (ERI). Production and hosting by Elsevier B.V. This is an open access article under the CC
Y-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
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.  Introduction
In recent years, cardiovascular disease, including heart disease and stroke, remains the leading cause of death around
he world. Yet most heart attacks and strokes could be prevented if some method of pre-monitoring and pre-diagnosing
an be provided. In particular, early detection of abnormalities in the function of the heart can be valuable for clinicians.
tudying the electrocardiogram (ECG) signal provides an insight to understand life-threatening cardiac conditions.
his typically is centered on the study of arrhythmias, which can be any disturbance in the rate, regularity, and site
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of origin or conduction of the cardiac electric impulse. Not all arrhythmias are abnormal or dangerous but some do
require immediate therapy to prevent further problems.
A subject’s ECG information can be recorded using a portable Holter monitor which is worn by the subject. A
Holter monitor typically employs a few electrodes and stores a recording of the subject’s heart rhythm as they go
about their daily activities over a 24–48 h period. The Holter monitor is then returned to a cardiologist who examines
the recordings and determines a diagnosis. Examining these recordings is a time-consuming and hence any automated
processing of the ECG that assists the cardiologist in determining a diagnosis would be of assistance. The basic problem
of automating ECG analysis occurs from the non-linearity in ECG signals and the large variation in ECG morphologies
of different patients. And in most cases, ECG signals are contaminated by background noises, such as electrode motion
artifact and electromyogram-induced noise, which also add to the difficulty of automatic ECG pattern recognition.
Many researches depend on digital signal processing (DSP) techniques as a methodology to design automated ECG
signal analysis systems. Most DSP systems use typical main stages for analyzing ECG signals, those main stages
include denoising stages, feature extraction stages, and classification stages.
This work discusses the problem of analyzing of electrocardiography (ECG) signals. A new system for analyzing
ECG is presented. This system uses least-square linear phase FIR filter (LLFE) methodology to overcome the limitations
of the previous methodologies.
LLFE employs the discrete wavelet transform methodology as the time domain analysis is unable to determine the
location of the frequency components with respect to time (Gothwal et al., 2011; Maniewski et al., 1996; Clayton
and Murray, 1993). Short-time Fourier transform (STFT) (Uchaipichat and Inban, 2010) has the disadvantage of
non-optimum time frequency precision when analyzing ECG signals. Least-square linear phase FIR filter (LLFE)
employs least-square FIR filtering as a methodology to remove low frequency noise which is embedded in the ECG
signals.
This paper is organized as follows. Section 2 provides methodology and design of the ECG signal analysis system.
The simulation and implementation results are discussed in Section 3, followed by conclusions in Section 4.
2.  Methodology  and  design  of  electrocardiography  signal  analysis  system
2.1.  LLFE  design
The block diagram of the proposed design is shown in Fig. 1. The block diagram consists of three main blocks:
denoising block, feature extraction block and classifier block. Different blocks are described in the following subsec-
tions. The proposed design LLFE depends on classifying the input ECG signal into normal or abnormal ECG signal
after passing through the three circuit main blocks, the result of this diagnosis can be sent further to a health caring
professionals or remote health caring centers, to provide the required assistance. LLFE employs the basic blocks for a
typical pattern recognition system.
Fig. 1. Block diagram of the proposed LLFE design.
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Table 1
MIT-BIH DB records categorization according to normality/abnormality.
Class Record number
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aormal (24) 100-101-102-105-106-111-112-113-115-116-117-121-121-122-201-201-205-209-212-215-219-220-221-234
bnormal (21) 103-108-109-111-118-119-123-200-202-207-208-210-211-213-217-221-222-228-230-231-232
.2.  Input  ECG  signal  acquisition
The input ECG signals to the proposed design are extracted from the standard MIT-BIH Arrhythmia Database
Moody and Mark, 2001). In Table 1 (Rai and Trivedi, 2012), normal/abnormal ECG beats based on MIT-BIH database
hat are considered are classified, such beats are considered to be processed using the discrete wavelet transform block.
Each signal in the table is referenced from the MIT-BIH database by selecting the target database (MIT-BIH
rrhythmia Database (MITDB)) that contains the selected records.
The records are digitized at 360 samples per second per channel with 11-bit resolution over a 10 mV range. Those
ecords are fed to the denoising block to start the processing of the acquired ECG signals.
.3.  Denoising  block
This ECG signals suffer from two main types of noise: (1) Low frequency noise represented in baseline wander
oise, (2) High frequency noise such as power-line interference noise and muscle contraction.
In LLFE, high frequency noise is removed by discarding the first detail component resulting from wavelet transform
ecomposition in the feature extraction block as will be discussed later. The low frequency noise is represented by
aseline wandering noise.
In wandering baseline, the isoelectric line changes position. Primary possible causes for baseline wandering noise
re the cables moving during reading, patient movement, dirty lead wires/electrodes, loose electrodes, in addition
o other minor sources. Baseline wandering noise is removed in LLFE design using least square linear-phase FIR
igh-pass filtering. The high-pass filter type used in LLFE is least-square linear-phase FIR high-pass filter with cut-off
requency of 0.5 Hz to remove the low frequency baseline wandering noise embedded in the input ECG signal.
The denoising block is modeled and implemented in Matlab Simulink using Xilinx System Generator blocks. The
east-square linear phase FIR filter structure is modeled and implemented using Xilinx System Generator FIR Compiler
lock.
.4.  Feature  extraction  –  discrete  wavelet  transform
LLFE feature extraction block uses discrete wavelet transform methodology. It has a filter structure as shown in
ig. 2. The input signal is filtered by the low-pass (LP) and the high-pass (HP) filters. The outputs from the low-
ass filter are called the approximation coefficients while the outputs from the high-pass filter are called the detail
oefficients. The output of each filter is then down sampled by a factor of 2. The LP output is further filtered and this
rocess goes on until enough steps of decomposition are reached. In LLFE the input signal is passed through three
evels of filtering results in four signals (d1, d2, d3 and a3).
The feature extraction is done by wavelet transform decomposition. In this step, the continuous ECG signals are
ransformed into individual ECG beats. The width of individual beats is approximated to 300 sample data, and the
xtracted beat is centered around the R peak. For each R-peak, the continuous signal for each beat start at R −  150
osition is cutoff until R + 149 position therefore a beat with 300 sample data in width is achieved (Jatmiko et al.,
011).
In this decomposition, Daubechies order 3 is used as a mother wavelet. In this method the input signal is decomposed
nto 3 levels as shown in Fig. 2. The input signal with 300 samples will be down sampled by a factor of 2 in each stage,
eaching only 38 samples in the 3rd stage (d3, a3). The detail d1 is usually noise signal and has to be eliminated.
On the other hand, d2 and d3 represent the high frequency coefficients of the signal. Since a3, represented by 38
amples, represents the approximation of the signal, and contains the main features of the signal, thus a3 is considered
s the reduced feature vector that is used in the subsequent stage for the classifier.
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The filter bank is implemented using Xilinx System Generator FIR complier blocks to implement both lowpass and
highpass filters.
2.5.  Classiﬁcation  block
The classifier which is implemented in LFEE is based on feed forward back-propagation neural network; the neural
network output indicates whether the sample provided in the input of the design represents a normal ECG beat or
abnormal ECG beat. The output y of each neuron of the neural network according to the input x, neurons weights w,
bias b, and activation function g  is shown below as in (1):
y  =  g(xiwi +  b) (1)
The basic blocks of the neural network are: multiplier blocks, adder blocks and the activation function blocks. Theneural network in the proposed LLFE design has one hidden layer with 3 hidden neurons and 1 output layer. A block
diagram for the neural network is shown in Fig. 3, the neural network is implemented using Matlab Simulink in terms
of Xilinx System Generator blocks.
Fig. 3. Block diagram of the neural network circuit.
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The input to the neural network the approximated signal (a3) (Inputs X) output from the feature extraction block,
long with the weight vectors IW and LW, along with the bias values b1 and b2, while the output of the neural network
lassifier is the diagnosed ECG signal (Output Y) which represents the diagnosed ECG signal. The proposed neural
etwork classifier is created using newff Matlab function to create a feed-forward backpropagation network.
The neural network is trained using a supervised learning algorithm by using traingd Matlab function, traingd is a
etwork training function that updates weights and bias values according to gradient descent, with number of epochs
f 100,000 used during the training phase. After the training is done the associated weights are calculated, along with
he calculated bias values, those values are fed to the Xilinx System Generator blocks in Matlab Simulink to implement
he neural network model.
.6.  LLFE  activation  function
The activation function used in LLFE is (tansig) activation function. The (tansig) activation function can be expressed
n the form of Maclaurin power series approximated to x  to the power 5 as in (2),
tan sig(x) =  x − x
3
3
+ 2x
3
15
(2)
The block diagram of the implemented activation function using Matlab Simulink in terms of Xilinx System
enerator blocks is shown in Fig. 4. The neural network passes through 2 phases: Training Phase and Testing Phase. In
raining Phase 90 training sets, with 48 normal ECG sets and 42 abnormal ECG sets, each set is divided to 38 samples,
re used. Testing phase is used to validate the functionality of the implemented neural network. 45 testing sets with 24
ormal beats and 21 abnormal beats are used.
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2.7.  LLFE  complete  circuit  block  diagram
The block diagram of the complete circuit in terms of Xilinx System Generator blocks is shown in Fig. 5 where
the complete circuit is divided into 3 main blocks. The blocks are denoising block, discrete wavelet transform feature
extraction block, and neural network classifier block.
The input to this block is the raw R-peak centered (300 samples length) ECG signal from MIT-BIH DB, this signal
is entered to the denoising block as an input to produce the baseline wander noise free ECG signal. The output of the
denoising block is fed to the DWT feature extraction block to produce the reduced feature vector (a3). Such feature
vector is then input to the neural network classifier to produce the diagnosed ECG, to determine whether the input
ECG signal represents a normal or an abnormal ECG beat.
3.  Simulation  and  implementation  results
In this section, different simulation results for the main blocks and the complete LLFE design are presented.
The simulation results are done by both Matlab, and Xilinx ISIM simulator for the VHDL code. The FPGA imple-
mentation is also presented for the complete system implementation. The FPGA implementation is done on Xilinx
3AN-XC3S700AN board.3.1.  Denoising  block
The simulation results for the denoising block are done by both Matlab and Xilinx ISIM simulator. Figs. 6 and 7
represent Matlab simulation for the denoising block, the Matlab simulation is done for ECG signal comes from
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IT-BIH DB (record 115) for 40 s length. Fig. 6 represents the ECG signal suffers from the baseline wander before
nput to the denoising block, while the ECG signal after baseline wander removal using LLFE is shown in Fig. 7.
As shown from Fig. 7, the isoelectric line (0 V) is almost straight, which indicates that the denoised ECG signal can
e entered to the feature extraction stage to complete processing. Fig. 8 represents the ISIM simulation results for the
enoising block. Where Input ECG signal is the input ECG signal extracted from MIT-BIH DB Library that suffers
rom baseline wander noise, and Denoised ECG signal is the Baseline wander free ECG Signal. The output signal
alues (Denoised ECG signal) are the same values for the denoised ECG signal output extracted from the Matlab
enoising block simulation in Fig. 7.
.2.  Feature  extraction  block  (discrete  wavelet  transform  block)
The Matlab simulation for the outputs of the discrete wavelet transform filter bank at each stage (signals d1, d2, d3
nd a3) are shown in Fig. 9 for MIT-BIH record 231.As shown from the simulation above; the number of samples (x-axis) decreased to half at each stage. The number of
amples deceased from 300 samples in the input of the discrete wavelet transform block (the denoised ECG signal) to
50 samples at the end of the first stage for signal (d1). Then the number of samples reaches 75 samples at the second
Fig. 7. ECG after baseline wander removal using LLFE (record 115).
520 M.G. Egila et al. / Journal of Electrical Systems and Information Technology 3 (2016) 513–526Fig. 8. ISIM simulation results for the denoising block.
stage, for signal (d2). The third stage reaching 38 samples, for signals (d3 and a3), at the output of the discrete wavelet
transform block.
The VHDL code of the discrete wavelet transform (DWT) block is simulated by Xilinx ISIM simulator as shown in
Fig. 10. Signal dwt input is the input denoised signal to the DWT block, out of the denoising stage. Signal dwt out a3
is the approximate signal from the DWT block at the third decomposition level. Signals dwt out d1, dwt out d2 and
dwt out d3 are the details signals from the discrete wavelet transform block at each decomposition level.
Fig. 9. Outputs of the filter bank at each stage (signals d1, d2, d3 and a3).
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This simulation is done for record 231, the simulation runs for 300 clock cycles. It is observed from the simulation
esults that the period is doubled at each decomposition level that is because of the down sampling circuit in the DWT
lock. The output signal of interest from the discrete wavelet transform block is dwt out a3, which represents the
pproximate signal, that is used as the reduced features vector 38 samples. This reduced feature vector is then input to
he neural network classifier in the next stage.
.3.  Classiﬁcation  block  (neural  network  block)
The simulation for the classifier block is done for records 105 (as a sample for normal ECG signal), and record
04 (as a sample for abnormal ECG signal). The a3 feature vector (38 samples) output from the DWT block from the
revious stage is fed to the neural network classifier input for both records, and the classifier output is measured for
oth cases.
This neural network is trained to produce value of “−1” at the neural network output in case of normal ECG sample,
nd produce value of “1” at the neural network output in case of abnormal ECG sample.
Matlab simulation for the Neural Network block is done by running the Matlab Simulink model for the neural
etwork, and read the output data from Matlab workspace. The Matlab simulation result for the Neural network output
or record 105 gives value “−1” indicating that the input signal to the neural network corresponds to a normal ECG set.
or record 104 the neural network output (read from Matlab workspace) is value “1”, indicating that the input signal
o the classifier corresponds to an abnormal ECG set, as expected.
The VHDL code of the implemented neural network is simulated by Xilinx ISIM simulator. This simulation is
one for record 105 from MIT-BIH DB, which represents a normal ECG sample (Fig. 11), and for record 104 which
epresents abnormal ECG sample (Fig. 12). The simulation signals are neural in which is the input data to the neural
etwork, output from the discrete wavelet transform (DWT) block (signal a3), (w1, w2 and w3) that represent the input
alculated neural network weight vectors, and neural out which is output from the neural network.
522 M.G. Egila et al. / Journal of Electrical Systems and Information Technology 3 (2016) 513–526
Fig. 11. ISIM simulation results for the neural network classifier block (record 105).
Fig. 12. ISIM simulation results for the neural network classifier block (record 104).
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For record 105, the output of the neural network is binary “1111111” which is translated to value “−1”, that indicates
hat the input signal is a normal ECG signal, as expected, while for record 104, the neural network output (neural out)
s at value “1” at the end of the simulation. This indicates that the input value to the neural network represents an
bnormal ECG sample as expected.
.4.  Complete  circuit  simulation  and  implementation
Matlab simulation for the complete circuit is done by running the Simulink model for the complete circuit in Fig. 5,
nd read the output data from Matlab workspace for the circuit output (neural network classifier output).
The Matlab simulation for the complete circuit is done for both record 114 (as a sample for normal ECG signal),
nd record 207 (as a sample for abnormal ECG signal). For record 114, which corresponds to a normal ECG signal, the
esult from Matlab workspace is value “−1” for the complete circuit output, which is the Neural Network Classifier
utput. This value is expected for a normal ECG signal. For record 207, which corresponds to abnormal ECG signal,
he complete circuit output (Neural Network Classifier output), gives value of “1” from Matlab workspace, which is
n expected value for an abnormal ECG signal input.
The ISIM simulation for the complete circuit is done for record 114 as a sample for a normal ECG signal
s shown in Fig. 13. Simulation for record 207 as a sample for an abnormal ECG signal is shown in Fig. 14.
ignal “input ECG signal” is input from MIT-BIH DB library to the denoising block in the first stage. Signal
denoised ECG signal” is the output signal from the denoising block. Signals (“d1”, “d2”, and “d3) are the details
ignals output from discrete wavelet transform block. Signal “a3” is the approximate signal at third level which is consid-
red the features vector. Signal “neural network out” is the neural network classifier, which is considered the complete
ircuit output as well. For record 114 as shown in Fig. 13, the output of the neural network “neural network out” signal
esult is “−1” indicating that its a normal ECG signal as expected.
For record 207, Fig. 14, the complete circuit output (neural network classifier output) gives value of “1”, which is
xpected for record 207 as it represents an abnormal ECG input signal.
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3.5.  FPGA  layout  for  the  complete  circuit
The complete layout for the complete circuit is done by XILINX ISE tool, and is shown in Fig. 15. Physical Design
Rule Check (DRC) is a series of tests to discover logical and physical errors in the design. DRC is done after the
LLFE complete circuit is fully placed and routed, and DRC phase returned “no errors found” for the complete circuit
as shown in Fig. 15.
3.6.  LLFE  device  utilizationThe proposed LLFE design is implemented on FPGA using XILINX Spartan-3A DSP XC3SD3400A board. A
comparison for the device utilization between LLFE design and the design in Jatmiko et al. (2011) is tabulated in
Table 2. The design in Jatmiko et al. (2011) is implemented using XILINX Spartan 3AN-XC3S700AN. From Table 2,
Table 2
Device utilization comparison between LLFE and Jatmiko et al. (2011).
Logic Utilization Utilization
LLFE Jatmiko et al. (2011)
Number of slice flip flops 3893 7301
Number of 4 input LUTs 3953 7654
Total number of 4 input LUTs 4321 8832
Number of bonded IOBs 140 14
Number of BUFGMUXs 4 4
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t is shown that the proposed LLFE design achieves reduction in resources utilized on FPGA implementation compared
o Jatmiko et al. (2011).
.7.  Confusion  matrix
The complete circuit for LLFE is tested to assess the accuracy of the circuit. Testing phase is used to validate the
unctionality of the implemented neural network. Moreover, 45 testing sets with 24 normal beats and 21 abnormal
eats are used during testing phase.
Examination of classification or confusion matrix is shown below in Table 3. The confusion matrix indicates that all
he 24 normal sample test sets are diagnosed correctly, giving accuracy of 100% for identifying the normal samples.
nly one abnormal test sample out of 21 samples is identified incorrectly as a normal sample, giving accuracy of
5.23% for identifying abnormal samples. The total accuracy for the complete circuit is 97.8%. The accuracy for the
esign in Jatmiko et al. (2011) ranges from 90% to 100%. In Rai and Trivedi (2012) the same accuracy 97.8% is
chieved, however in Rai and Trivedi (2012) the design was not deployed on a hardware platform, so its hard to assess
ts resource utilization efficiency. From this comparison it is shown that LLFE has a good accuracy in analyzing ECG
ignals, and achieving reduction in resources utilized on FPGA implementation.
Table 3
The confusion matrix of the neural network classifier.
Classes classification
Number of inputs Normal class Abnormal class Accuracy (%)
Normal class (24) 24 0 100
Abnormal class (21) 1 20 95.23
Total: 97.8
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4.  Conclusions
In this research work least-square linear phase FIR filter (LLFE) to analyze electrocardiography (ECG) signals is
presented. LLFE employs the least-square FIR filtering as a methodology to remove low frequency noise which is
embedded in the ECG signals. LLFE uses the discrete wavelet transform methodology to overcome the limitations
of the previous methodologies. A Design methodology uses time domain analysis is unable to determine the location
of the frequency components with respect to time, while a design uses short time Fourier transform (STFT) has the
disadvantage of non-optimum time frequency precision when analyzing ECG signals. The presented work employed
back propagation neural network as a classifier to diagnose the input ECG signal to the system. The system is imple-
mented on Xilinx 3AN-XC3S700AN board. Simulations for the implemented system show that the system achieves
good accuracy of 97.8% as total accuracy, and achieves reduction in utilizing resources on FPGA implementation.
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